Fabrication details of Graphene/h-BN/Co spin transport devices Graphene preparation
The graphene flakes were prepared on a clean SiO 2 (285 nm) highly doped silicon substrate with predefined Ti/Au markers. We used graphene exfoliated from highly oriented pyrolytic graphite (obtained from Advanced Ceramics) using the conventional scotch tape method. Graphene flakes were identified using a combination of optical and atomic-force microscopy.
In our experiments, we used graphene flakes with widths of around 1.5 µm.
h-BN layer transfer
The atomically thin h-BN layer used as tunnel barriers in our experiment, was grown by chemical vapor deposition (CVD) on copper substrate and has high crystalline quality with ~95% coverage (obtained from Graphene supermarket). During the CVD process, h-BN grows on both sides of the copper foil (h-BN/Cu/h-BN). The h-BN on the top surface was first protected with thick PMMA (A11 e-beam resist), and the h-BN on the lower surface was removed by argon plasma etching. Then the PMMA/h-BN/Cu structure was kept in FeCl 3 solution for etching the Cu substrate. After complete removal of the Cu, the floating layer of PMMA/h-BN film was washed several times with deionized (DI) water. To remove possible chemical residues, the film was also treated with 10 % HCl for 20 min, followed by neutralization with DI water. The PMMA/h-BN film was then transferred onto the graphene flakes prepared on a SiO 2 /Si chip (Fig. S1 ). The chip containing the PMMA/h-BN/graphene heterostructure was dried and baked at 150 °C for 5 minutes to improve the adhesion between the h-BN and the graphene. Finally, the PMMA layer was removed using hot (60 °C) acetone and the h-BN/graphene on the chip was annealed at 200 °C in a H 2 /Ar atmosphere for 20 minutes. Careful transfer processes with thicker PMMA and the subsequent optimized drying and baking procedure ensured a uniform and ripple-free h-BN layer on the graphene. The h-BN layer was further patterned to shapes covering the graphene flakes using electron-beam lithography and argon plasma etching (shown in Fig. S2 ). We patterned the h-BN layer (leaving it on the areas covering graphene regions) to avoid adhesion problems during bonding of the contact pad. 
Characterization of h-BN tunnel barriers
The CVD grown hexagonal boron nitride obtained from graphene supermarket is characterized by the supplier as single layer hexagonal boron nitride from the Raman shift line (2568cm -1 ). Also the datasheet provided by the suppliers involves scanning electron microscopy (SEM) and Transmission electron microscopy (TEM) characterizations confirming the crystallinity of the layers. We have also performed AFM characterization to determine the thickness of the layers. The AFM studies of the CVD h-BN on Si/SiO 2 , revealed a minimum layer thickness of ~ 5 Å (Fig. 1c in the main text) with mean thickness lying between 5 Å-10 Å (Fig. S3) . We note that we also observed some regions (though much fewer) with higher thickness.
~10 Å h-BN SiO 2 
Electrical measurements
Electrical characterization of the contacts and the device was performed using multi-terminal (such as 2 terminal (2T), 3 terminal (3T), 4 probe and 4 terminal non-local configurations) measurement configurations. The high contact resistance (when compared to transparent contacts), and its weak temperature dependence confirm the high quality of the h-BN tunnel barriers on graphene. Fig. S4 shows the tunnel characteristic curves for devices with h-BN in the order of increasing tunnel resistance. h-BN0 refers to devices without tunnel barrier. The IV curves show non-linear (Fig. S4a) at high bias voltages with linear behavior at low bias (Fig. S4b) . In Fig. S5 , we show the IV tunneling curves with weak temperature dependence for the spin injection contact of the device h-BN2. 
Tunnel barrier quality
The important criterion for tunnel barrier characterization is the weak temperature dependence of the tunnel resistance, which we have observed in our tunnel contacts. In addition, we have also been able to fit our IV curves, the Rowell fitting equation 1 for asymmetric barrier heights across the tunnel barrier junction, which is given by Current (A)
where G(V) is the differential conductance, G 0 is the zero bias conductance, m is the effective mass of electron, d, φ and Δφ being the thickness, average barrier height and difference in barrier height across the junction respectively.
Scaling of h-BN tunnel resistance
The RA product as observed from previous reports 2 is also a criteria to resolve thin layers of h-BN. In Fig. S7 , we highlight the RA of our devices in the scaling plot of RA vs. number of h-BN layers extracted from Britnell et.al 2 . In addition to the AFM data, from Fig.S7 , we can infer that the majority of our devices showed resistances in the range corresponding to 1-2 layer thick h-BN. The channel resistance of the graphene is measured using the four-probe technique found to be 2 -6 kΩ, showing regular gate-dependent Dirac curves, with mobility ~ 2000-3000 cm 2 V -1 s -1 for 2-3 layer thick graphene employed in this study. A typical Dirac curve for device h-BN3 is shown in Fig. S7(a) . Device showing similar behavior with Dirac point lying between 10-20 V and similar mobility were used for measurement of spin transport. In addition the tunnel barrier resistance of the contact did not seem to change with gate bias as shown in Fig.  S7(b) . We note that all the spin transport measurement were performed at zero gate bias voltage.
